Hyppää sisältöön
    • Suomeksi
    • In English
Trepo
  • Suomeksi
  • In English
  • Kirjaudu
Näytä viite 
  •   Etusivu
  • Trepo
  • Opinnäytteet - ylempi korkeakoulututkinto
  • Näytä viite
  •   Etusivu
  • Trepo
  • Opinnäytteet - ylempi korkeakoulututkinto
  • Näytä viite
JavaScript is disabled for your browser. Some features of this site may not work without it.

Fabrication of organic tunnel diodes with ultra-thin TiO2 interfacial layers

Heinonen, Pasi Petteri (2015)

 
Avaa tiedosto
Heinonen.pdf (2.054Mt)
Lataukset: 



Heinonen, Pasi Petteri
2015

Materiaalitekniikan koulutusohjelma
Teknisten tieteiden tiedekunta - Faculty of Engineering Sciences
This publication is copyrighted. You may download, display and print it for Your own personal use. Commercial use is prohibited.
Hyväksymispäivämäärä
2015-06-03
Näytä kaikki kuvailutiedot
Julkaisun pysyvä osoite on
https://urn.fi/URN:NBN:fi:tty-201505201346
Tiivistelmä
Organic tunnel diodes that exhibit negative differential resistance (NDR) at room temperature offer novel opportunities for organic logic circuits. Reproducible, room temperature NDR has been shown for organic devices with ultra-thin titanium dioxide layers incorporated into conventional Schottky diode structures. For industrial applications, the device fabrication process should be suitable for high-throughput processes. The specific issue is the fabrication of the oxide layers.
In this work, two methods to fabricate the oxide layers were utilized: anodic oxidation and atomic layer deposition. The objective was to successfully fabricate and characterize the oxide layers and to fabricate organic tunnel diode devices. Vertical ITO/TiO2/semiconductor/aluminum -device structures were fabricated. The oxide layers were analyzed with x-ray photoelectron spectroscopy and Mott Schottky analysis. Current-voltage (I-V) measurements were performed for the devices.
TiO2 layers of different thicknesses with high defect density as required for the tunneling process were successfully fabricated with the anodic oxidation method. The dielectric constant and defect density were 18 and 5×1019 cm-3, respectively, for the anodized layers. Fabricated devices with anodic oxidation and ALD grown oxide layers showed an N-shaped I-V characteristic with room temperature NDR. Observed peak-to-valley current ratio was over 3, which is enough for some novel logic circuits.
Kokoelmat
  • Opinnäytteet - ylempi korkeakoulututkinto [41786]
Kalevantie 5
PL 617
33014 Tampereen yliopisto
oa[@]tuni.fi | Tietosuoja | Saavutettavuusseloste
 

 

Selaa kokoelmaa

TekijätNimekkeetTiedekunta (2019 -)Tiedekunta (- 2018)Tutkinto-ohjelmat ja opintosuunnatAvainsanatJulkaisuajatKokoelmat

Omat tiedot

Kirjaudu sisäänRekisteröidy
Kalevantie 5
PL 617
33014 Tampereen yliopisto
oa[@]tuni.fi | Tietosuoja | Saavutettavuusseloste