Hyppää sisältöön
    • Suomeksi
    • In English
Trepo
  • Suomeksi
  • In English
  • Kirjaudu
Näytä viite 
  •   Etusivu
  • Trepo
  • TUNICRIS-julkaisut
  • Näytä viite
  •   Etusivu
  • Trepo
  • TUNICRIS-julkaisut
  • Näytä viite
JavaScript is disabled for your browser. Some features of this site may not work without it.

Transport-Triggered Soft Cores

Jääskeläinen, Pekka; Tervo, Aleksi; Paya-Vaya, Guillermo; Viitanen, Timo; Behmann, Nicolai; Takala, Jarmo; Blume, Holger (2018-05-21)

 
Avaa tiedosto
tta_fpga.pdf (463.7Kt)
Lataukset: 



Jääskeläinen, Pekka
Tervo, Aleksi
Paya-Vaya, Guillermo
Viitanen, Timo
Behmann, Nicolai
Takala, Jarmo
Blume, Holger
IEEE
21.05.2018


2018 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)
doi:10.1109/IPDPSW.2018.00022
Näytä kaikki kuvailutiedot
Julkaisun pysyvä osoite on
https://urn.fi/URN:NBN:fi:tty-201809242328

Kuvaus

Peer reviewed
Tiivistelmä
Soft cores are used as flexible software programmable components in FPGA designs. Transport-Triggered Architecture (TTA) is interesting for this use due to its scalability, modularity, simplified register files (RF) and fine-grained compiler control, but has the drawback of wider instructions and additional multiplexing due to extensive RF port sharing. In this paper we evaluate the trade-offs of TTA in soft core use in comparison to its closest multi-issue relative, the traditional "operation triggered" VLIW architecture, as well as the Xilinx MicroBlaze, a popular single-issue soft core. For the compared alternatives running CHStone benchmarks, the dual-issue TTA with a monolithic RF provides the best performance/area trade-off. Its program size increase varies from 21% to 49% in comparison to the VLIW programming model. However, synthesis results on a Xilinx Zynq Z7020 device show that the dual-issue TTA requires 67% of the resources while providing up to 88% improvement in execution time compared to VLIW. Partitioning the RF is found beneficial for both VLIW and TTA programming models, resulting in a very similar FPGA resource usage, but with TTA model improving execution time up to 77%. As a single-issue soft core, we measured execution time improvements up to 173% when comparing with the TTA approach against the performance-optimized MicroBlaze with similar datapath resources.
Kokoelmat
  • TUNICRIS-julkaisut [9084]
Kalevantie 5
PL 617
33014 Tampereen yliopisto
oa[@]tuni.fi | Yhteydenotto | Tietosuoja | Saavutettavuusseloste
 

 

Selaa kokoelmaa

TekijätNimekkeetTiedekunta (2019 -)Tiedekunta (- 2018)Tutkinto-ohjelmat ja opintosuunnatAvainsanatJulkaisuajatKokoelmat

Omat tiedot

Kirjaudu sisäänRekisteröidy
Kalevantie 5
PL 617
33014 Tampereen yliopisto
oa[@]tuni.fi | Yhteydenotto | Tietosuoja | Saavutettavuusseloste