TAMPEREEN TEKNILLINEN YLIOPISTO
TAMPERE UNIVERSITY OF TECHNOLOGY

# MEHRAN MURTAIZ AMIN HIGH SPEED MONOLITHIC LEVEL SHIFTER FOR LC TYPE DCDC CONVERTER IN 45NM CMOS TECHNOLOGY. <br> Master of Science Thesis 

Supervisor: Professor Nikolay T.
Tchamov, Ph. D
Examiner: Prof. Nikolay T. Tchamov and Jani Järvenhaara
Examiners and subjects were approved in the Faculty of Computing and Electrical
Engineering Council meeting on 13-
August-2014

## ABSTRACT

TAMPERE UNIVERSITY OF TECHNOLOGY<br>Master's Degree Programme in Electrical Engineering<br>Mehran Murtaiz Amin: High Speed Monolithic Level Shifter for LC Type DCDC Converter in 45nm CMOS Technology. Masters of Science Thesis, 57 pages<br>February 2015<br>Major: Electrical Engineering<br>Supervisor: Prof. Nikolay T. Tchamov, Ph. D<br>Examiners: Prof. Nikolay T. Tchamov and Jani Järvenhaara<br>Keywords: DC-DC converter, Level shifter, CMOS, 45 nm

Level shifter is an important building block in the power management system. In the DC-DC buck converter, requires a control signal with very low rise and fall time. Level shifters are used to convert low voltage signal to high voltage signal for the high side PMOS transistor of the power stage and allows increasing the efficiency of the DCDC buck converter with low rise and fall time.

This thesis presents High voltage tolerant level shifter using differentially switched cascode transistor topology in cascade structure. This high voltage tolerant level shifter is providing high voltage control signal to the power stage of the step down dc-dc converter. Output signal of the level shifter has an offset of 5VDD of the nominal supply voltage at high frequency with a very low power loss of 1.84 mW where each VDD is 1 V . P-Driver and N -Driver provides dead time controlled signal for the power stage PMOS and NMOS transistor. The dead time for the high to low side is 157 ps and low to high side is 115 ps. The layout of single stage level shifter is presented which consumes a silicon area of $83.54 \times 121.86[\mu \mathrm{~m} \times \mu \mathrm{m}]$ and layout of the all three stages consumes $262.82 \times 124.66[\mu \mathrm{~m} \times \mu \mathrm{m}]$ of silicon area. The converter is designed in standard 1V, Cadence 45 nm Generic Process Design Kit (GPDK). The switching frequency is 52 MHz . The converter operates with 6 V input voltage and provides 1.25 V constant output voltage. When the input power is 200 mW , the extracted simulation gives a peak conversion efficiency of $79.65 \%$ with 200 mA output current. All the result and the efficiency calculation are presented with PCB and package parasitic for real component.

## PREFACE

The research work presented in this thesis was done at the RFIC Laboratory, Department of Electronics and Communications Engineering, Tampere University of Technology (TUT). It is the continuation of a project with our industry partner Ericson, who financially supported the research developments.

During the 1 -year period, I have received a lot of help from my supervisor and colleagues in our group. Foremost, I would like to thank Prof. Nikolay T. Tchamov for providing me the great opportunity to work in his research group. I also would like to thank my direct consultant Jani Järvenhaara for their unconditional help. Meanwhile, I want to thank all other team members of RFIC Laboratory for the excellent work environment we have created together.

Last but not least, I would like to thank my parents for their continuous support and inspiration, which have been the main source of motivation during my M.Sc. study.

Tampere, February 2015

Mehran Murtaiz Amin
Opiskelankatu 4D 638
33720 Tampere
FINLAND
Tel. +358451401978
LIST OF FIGURES
Figure 1-1: Battery operated application with DCDC converter .....  1
Figure 1-2: A simple model of linear DC-DC Converter. ..... 2
Figure 1-3: Schematic representation of a switched-capacitor $\mathrm{DC}-\mathrm{DC}$ converter $\left(\mathrm{V}_{\text {out }}=\right.$ $2 \times V_{\text {in }}$ ) ..... 3
Figure 1-4: Cascode Structured Standard CMOS Devices ..... 9
Figure 2-1: Block Diagram of the DCDC Buck Converter. ..... 11
Figure 2-2: Schematic Diagram of the Schmitt Trigger ..... 12
Figure 2-3: Input output characteristic of the comparator ..... 12
Figure 2-4: NOS circuit symbol ..... 13
Figure 2-5: Circuit Schematic of NOS ..... 13
Figure 2-6: Output signal of the NOS circuit ..... 14
Figure 2-7: Reference voltages for the converter. ..... 15
Figure 2-8: P-Driver Circuit Schematic ..... 17
Figure 2-9: N-Drive Circuit Schematic ..... 17
Figure 2-10: Output Signal of P-Driver and N-Driver ..... 18
Figure 2-11: Circuit diagram of the power stage ..... 19
Figure 2-12: Output Filter of the Buck Converter ..... 20
Figure 2-13: Simulated steady-state waveforms of the DCDC Converter circuit Output signal of the power stage at $f_{s}=52 \mathrm{MHz}, V_{B A T}=6 \mathrm{~V}, V_{\text {out }}=1.25 \mathrm{~V}, I_{\text {out }}=200 \mathrm{~mA}$ ..... 22
Figure 3-1: A conventional Level Shifter Circuit [15]. ..... 23
Figure 3-2: Standard Cascode Structure Level Shifter Circuit ..... 24
Figure 3-3: Modified Level Shifter for one VDD offset. ..... 25
Figure 3-4: Modified Level Shifter Circuit with an offset of two VDD ..... 27
Figure 3-5: Simulation Result of the $\mathrm{V}_{\mathrm{ds}}, \mathrm{V}_{\mathrm{gs}}$ and $\mathrm{V}_{\mathrm{gd}}$ of (a) Transistor ML1 to ML3 (b) Transistor ML6 to ML8 ..... 29
Figure 3-6: Node Voltages of the High Voltage Level Shifter ..... 30
Figure 3-7: High Voltage Level Shifter with six VDD offset ..... 31
Figure 3-8: Test Bench of HV Level Shifter ..... 32
Figure 3-9: High Voltage Level Shifter Input-Output Characteristic ..... 32
Figure 3-10: An inverter with NMOS and PMOS transistor. The size of the PMOS transistor is lum finger width with 10 fingers and NMOS transistor is 500 nm finger width 10 fingers. ..... 35
Figure 3-11: An inverter with NMOS and PMOS transistor. Both the transistor consists 15 identical PMOS and NMOS segment, which makes an overall transistor width of $150 \mu \mathrm{~m}$ for PMOS and $75 \mu \mathrm{~m}$ for NMOS transistor. ..... 36
Figure 3-12: A MIM capacitor of 5 pF capacitance with 144 multiplayer. Each unit has a width of $5.37 \mu \mathrm{~m}$ and height of $5.37 \mu \mathrm{~m}$. The total area of the capacitor is $83.545 \mu \mathrm{~m} \times 85.61 \mu \mathrm{~m}$. ..... 37
Figure 3-13: Stack NMOS and PMOS transistor used in the high voltage level shifter with biasing transistor. ..... 38
Figure 3-14: Layout of single stage level shifter. Total height is 121.86 um and width is 83.54um. ..... 39
Figure 3-15: Layout of high voltage level shifter for all three stages. Total height is 124.66 um and width is 262.84 um . ..... 40
Figure 4-1: Simulation test bench of the converter with PCB and Package parasitic. ..... 42
Figure 4-2: Simulated waveform of the DCDC Buck converter with all the PCB and Package parasitic and with real components. ..... 43
Figure 4-3: Precise Inductor Model ..... 44
Figure 4-4: S-Parameter Simulation Setup for Characterizing Inductor ..... 45
Figure 4-5: Inductor Comparison with Datasheet and Simulation. ..... 46
Figure 4-6: Precise Capacitor model. ..... 47
Figure 4-7: S-Parameter Simulation Setup for Characterizing Capacitor. ..... 48
Figure 4-8: Capacitor Model C0510X6S0G104M030AC comparison with Datasheet and Simulation. ..... 49
Figure 4-9: Capacitor Model C603X5R1E104M030BB Comparison with Datasheet and Simulation. ..... 50
Figure 4-10: Capacitor Model C0603X7R1E101K030BA Comparison with Datasheet and Simulation. ..... 51
Figure 4-11: Capacitor Model C0603X7R1E222K030BA Comparison with Datasheet and Simulation. ..... 52
Figure 4-12: Power Loss Chart of the Different Blocks of the DCDC Converter ..... 53

## Contents

1 Introduction ..... 1
1.1 DCDC Converter IC Types ..... 2
1.2 Design Challenges of HV Circuit with Low Voltage CMOS Transistor .....  5
1.3 Breakdown Mechanisms ..... 8
1.4 Cascode Structure: High Voltage CMOS Solution ..... 9
2 LC Type DCDC Buck Converter Design ..... 10
2.1 Design Specification ..... 10
2.2 Switching Frequency Selection ..... 10
2.3 Output Ripple ..... 10
2.4 System Architecture ..... 11
2.5 Comparator ..... 12
2.6 Non-Overlapping Switching Circuit ..... 13
2.7 High Voltage Level Shifter Circuit ..... 15
2.8 Biasing Circuit ..... 15
2.9 P-Driver and N-Driver Circuit ..... 16
2.10 Power Stage ..... 19
2.11 Output Filter Design ..... 20
3 HV Level Shifter Design, Simulation and Layout ..... 23
3.1 Conventional Cascode Structure Level Shifter Circuit ..... 23
3.2 Standard Cascode Structure Level Shifter Circuit ..... 24
3.3 Modified Cascode Structure Level Shifter Circuit for one VDD offset ..... 25
3.4 Modified Cascode Structure Level Shifter Circuit for two VDD offset ..... 27
3.5 High Voltage Level Shifter Circuit for five VDD offset ..... 31
3.6 Layout Design ..... 34
Layout design guidelines ..... 34
3.7 Layout design of The Level Shifter ..... 34
4 Measurement Setup and Results with PCB and Package Parasitic ..... 41
4.1 Component Evaluation ..... 44
4.2 Efficiency Calculation: ..... 53
5 Conclusion ..... 55
References ..... 57

## ABBREVIATIONS

DC-DC<br>CMOS<br>MOS<br>IC<br>PWM<br>DTLH<br>DTHL<br>NOS<br>NMOS<br>PMOS<br>VPCD<br>LVS<br>DRC<br>PCB<br>PFM<br>Direct-Current to Direct-Current<br>Complementary Metal Oxide Semiconductor<br>Metal-Oxide-Semiconductor<br>Integrated Circuit<br>Pulse Width Modulation<br>Dead Time at Low-to-High transition<br>Dead Time at High-to-Low transition<br>Non-overlapping switching<br>N-type Metal Oxide Semiconductor<br>P-type Metal Oxide Semiconductor<br>Virtuoso Passive Component Designer<br>Layout vs. Schematic<br>Design Rule Check<br>Printed Circuit Board<br>Pulse Frequency Modulation

## 1 Introduction

Portable electronic devices have developed significantly in the recent years. These devices use batteries as their power supply. Among these batteries Li-Ion battery is commonly used. Li-Ion batteries provide output voltage from 4.2 V to 2.6 V [1]. As the battery voltage fluctuates, these batteries cannot be used as a direct power supply for the devices. Most of these devices operate at fixed voltage level. To overcome this problem, power management unit is used between the battery output and the electronic circuit's supply input. The fundamental purpose of Power management unit is to regulate the battery output voltage at a fixed voltage, which is appropriate for the operation of the electronics circuit. DC-DC converter is one of the major components of the Power management unit.

DC-DC converter known as switching voltage regulator provides constant, smooth regulated output voltages while the input voltage and the load current is varying widely. In the portable devices different components requires fix various voltage and current level for operation. In order to ensure coherent operation of these circuits so that a stable system can be formed and maintained, high quality voltage regulation is necessary. The power distribution system from the battery for the different electronic application blocks is illustrated in Figure 1-1. A charger with transformer line isolation converts the AC line voltage to DC voltage to charge the battery. A lithium-ion battery supply unregulated voltage to the power management unit which contain a number of DCDC converters. DCDC converters generate the regulated supply voltages required by the different application block from the unregulated battery supply voltage.


Figure 1-1: Battery operated application with DCDC converter

### 1.1 DCDC Converter IC Types

DCDC converter can generate a fix specified DC voltage required by the different circuit block for the system. The voltage generated from the converter must be maintained within tight voltage envelope to satisfy the guaranteed performance and functionality of the circuit. Different techniques converters can be used to achieve fix DC voltage and every technique has its own advantages and disadvantages. DCDC converter can be divided into two main topologies depending on the properties of the converter. Linear converter and switched capacitor converter are two of them. The switching converters can be buck, boost or buck-boost type converter. Buck converter provides lower output regulated voltage where boost converter provides higher regulated output voltage than the input voltage. Buck-boost converters are capable of providing both higher and lower output voltage.

## I. Linear Voltage Converter

Linear converter also known as series-pass converter is very popular among the designers due to the simplicity and smaller area of the circuit. Efficiency of linear converter is a major concern as it takes the ration between output and input voltage. For the higher voltage conversion the ratio becomes less [3]. The operation of a simple linear converter is illustrated in Figure 1-2.

In the simple linear DCDC converter $\mathrm{V}_{\text {in }}$ is the input power supply and $\mathrm{V}_{\text {out }}$ is the output voltage supplied to the load resistance $\mathrm{R}_{\mathrm{L}}$. The variable resistor $\mathrm{R}_{\mathrm{var}}$ lowers the input supply voltage to output voltage. The maximum efficiency $\eta_{\max }$ attained from the simple linear converter is

$$
\begin{equation*}
\eta=\frac{V_{O U T}}{V_{i n}} \tag{1.1}
\end{equation*}
$$



Figure 1-2: A simple model of linear DC-DC Converter.

As shown in equation (1-1), linear DCDC converter can only provide high efficiency when the voltage difference between output and input voltage is small. For the higher voltage conversion, the voltage difference between output and input voltage becomes higher and the efficiency decreases. Therefore, the switched-mode DC-DC converter topologies emerge, where high conversion ratio is needed [4].

## II. Switched Capacitor Converter

Switched capacitor converter is also known as charge pump converter which can provide different DC output voltage level with different magnitude and/or an opposite polarity with respect to the input voltage. Switched capacitor type converters are widely used to in analog mixed signal circuit for the on-chip integrated circuit [3]. Capacitors are used to transfer charge from the input supply voltage to the output of the converter. This capacitor size is depended on the frequency of operation of the circuit. Higher frequency operation allows smaller valued capacitor but the losses in the capacitor prevent to achieve higher efficiency in the fully integrated Switched capacitor type DCDC converter. Figure $1-3$ is an example of switched capacitor converter.


Figure 1-3: Schematic representation of a switched-capacitor $D C-D C$ converter $\left(V_{\text {out }}=\mathbf{2} \times V_{\text {in }}\right)$
The circuit has two mutually switching networks $S_{1}$ and $S_{2}$ which is controlled by two phase control signal. Switch $S_{1}$ is controlled by the phase 1 control signal and switch $S_{2}$ is controlled by the phase 2 control signal. Phase 1 and phase 2 control signals are non-overlapping control signal so when phase 1 switch is active, phase 2 switch is in cut off, capacitor $\mathrm{C}_{1}$ is charged to input supply voltage Vin. In this state, output capacitor $\mathrm{C}_{\text {out }}$ supplies the output current. When capacitor $\mathrm{C}_{1}$ is fully charged to supply voltage, phase 1 switch is cut off and phases 2 switches is activated, which allows output capacitor to be charged to twice of supply voltage. The output voltage in a practical switched capacitor converter will not be twice of the supply voltage because of the voltage drop across the series resistance of the MOSFET switches, which will degrade the efficiency of the converter.

The disadvantage of charge-pump converter is the poor efficiency characteristics, discrete output voltages and low output current as compared to inductive type switch mode converter. Switched capacitor converter relies on periodically charging and discharging of the capacitor through the resistive switches. The power loss of this type
converter is high. Switched-capacitor circuits are typically used in applications with relaxed supply voltage constraints (such as DRAMs) that do not require tight voltage regulation [3].

## III. Switching DCDC Converter

Switching DCDC converters are widely used as the converter has stable output voltage regulation characteristic and high efficiency. The efficiency of the converter can approach to $100 \%$ where the transistor switches are made ideal which is different from the linear and switched capacitor DCDC converter. Switching converters can be separated in to two primary classes. The first class is the switching converter which developed with transformers and the second class which developed with inductor.

The transformer used in switching converter is the DC isolation of the input and output grounds [5]. In the DCDC converter, the input power supply voltage is high and also carries noise so for the reliable operation of the load, load and the input power supply should be isolated. The implementation of the circuit is relatively easy and converter can generate multiple DC output voltages from the single input power supply.

Inductor type switching DCDC converter does not require any isolation. Inductor used in the converter acts as a storage device and the capacitor are used for the filtering of the signal. The charging of capacitor through inductor is more efficient than charging through voltage source [5]. For the both low power and low voltage applications inductive type switching converters are widely used because of high efficiency. A switching buck converter generates lower output voltage as compared to the input voltage where boost type converters provide higher output voltage as compared to input voltage. The comparison of three converter types is summarized in Table 2-1.

Table 1-1: Converter Type Comparison

| Type of DCDC <br> Converter | Linear Converter | Switched Capacitor <br> Converter | Inductive Switching <br> Converter |
| :---: | :---: | :---: | :---: |
| Low high voltage <br> conversion | No | Yes | Yes |
| High to low voltage <br> conversion | Yes | Yes | Yes |
| Polarity reversal | No | Yes | Yes |
| Efficiency | Low | Low | High |
| Voltage regulator | Poor | Poor | Good |
| Output voltage ripple | Low | High | High |
| Area | Small | Medium | Large |
| Application | DRAM, Voltage <br> references | DRAM, flash <br> EEPROM and mixed <br> signal | Microprocessor, <br> DSPs, SRAM and <br> hard disk |

### 1.2 Design Challenges of HV Circuit with Low Voltage CMOS Transistor

Designing of HV circuit with low voltage CMOS transistor faces number of challenges. The physical failure mechanisms can affect the reliability of CMOS IC. Electromigration, Time Dependent Dielectric Breakdown (TDDB) and Hot Carrier Damage are common mechanisms which causes reliability issues for CMOS. The life time of IC can reduce by fabrication steps which can cause stress and may lead to latent damage. Method used for Oxide Charging, caused by injection of charge into gate oxides during certain ion etching processes, will reduce TDDB lifetime and cause some transistor degradation similar to Hot Carrier Damage. Metal Stress Migration is caused by large thermal coefficient of expansion difference between metal interconnect and inter-level dielectrics (oxides), which leads to voiding of metal lines similar to damage caused by electromigration [6].

Foundries of CMOS have taken this challenge to mitigate any physical failure mechanism that affects the reliability of CMOS IC. The target is to overcome this problem in a time span of 20-40 years. This large time span is chosen to physical wear out mechanism are governed by a stochastic process with a random distribution of failure time.

To achieve this goal, the CMOS foundries will have to dig out the physics of each failure mechanism and identify any wafer process step that may detrimentally influence each mechanism. After the wafer processing is adjusted for maximum lifetime for the each physical mechanism, the foundry develops design rules to prevent IC designers from over-stressing the devices and cause the expected lifetime to fall below foundry targets. These design rules will be embodied in the form of maximum operating voltage, transistor channel length constraints for service under certain bias conditions, maximum current per unit line width in metal interconnect, maximum current per contact or via and certain constraints upon interconnect layout of very wide metal lines. IC lifetime can
become unpredictably shorter if any failure occurs to comply with the reliability design rules. This section will describe in general terms the most common physical failure mechanism and will discuss how the foundry deals with processing design and with design rules.

## I. Time Dependent Dielectric Breakdown (TDDB)

TDDB is a wear-out phenomenon of $\mathrm{SiO}_{2}$ in CMOS gate, the gate films are becoming extremely thin and the electric field strength is getting stronger in these oxide fields. The current flow between the drain and the source meaning the gate electric field has no control to the conducting path between the gate and the source. So the TDDB lifetime is affected by the number of the defects in the gate oxide procedure during wafer fabrication. TDDB mechanism can be modeled by either Schottk or by the Frenkel-Poole emission. Both of the models have similar mathematical expression of inter-metal leakage current density which is exponentially dependent on temperature [7].

The exact reason of physical mechanism of the TDDB is still under consider. The general idea is that the driving force or the applied voltage at gate level creates defects in the volume of the oxide film. In all gate voltage bias condition TDDB occurs. The focus of the foundry is to trade off gate oxide thickness with applied voltage specification to achieve both speed and lifetime target for the technology. The total amount of charge that flows through the gate oxide by tunneling current is the lifetime of the particular gate oxide thickness [6].

## II. Hot Carrier Degradation (HCD)

Hot carrier degradation causes most significant problem to ensure the reliable operation for CMOS transistor characteristic. HCD occurs due to the difficulties of minimizing the power supply voltage for the transistors which are even more shrunken. So the transistors electric field strength is increasing [9]. Hot carrier is a generic name for high energy hot electrons and high-energy hot holes generated in the transistor. The average energy gain becomes zero of the transistor when electrons and holes continually absorb and emit acoustical phonons. These electrons have kinetic energies ( $E$ ) that are normally slightly higher than that of the conduction band edge $\left(E_{c}\right)$ by an amount $k T_{r}$ ( $T_{r}$ is room temperature) and for the holes, kinetic energy is slightly less than the valence band edge $\left(E_{v}\right)$. In these situation two things occurs, one is low electric field and other is very high electric field. For the low electric field the carrier velocity is field independent and $k T_{r}$ is small compared to the carrier kinetic energy and for very high electric field the carriers gain more energy than they lose by scattering.

In case for the metal oxide semiconductor field effect transistor (MOSFET), if the gate voltage is lower than VDS then the inversion layer becomes much stronger on the source side than the drain side and on the drain side the voltage drop due to the channel current is concentrated. So most of the carriers on drain side gains high energy between two scattering events and starts to behave like hot carriers but on the other side a small number of carriers generate electrons and holes by impact ionization as they do not gain
enough energy [9]. HCI normally occurs in the high power circuits such as DC-DC converter, power amplifier. The worst HCI bias conditions, if the drain source voltage is higher than both gate source voltage and the threshold voltage and if drain source voltage is higher than the nominal supply voltage.

Impact range of hot carrier in the transistor is high with channel length at minimum design rule length and when drain source voltage is maximum allowed voltage while the gate source voltage is near to half of the drain source voltage [10]. This HCI can be minimized by reducing the drain current or by increasing the transistor channel length.

## III. Electromigration

The phenomenon of the electromigration is, when the diffusion of the metal atoms along the conductor in the direction of the current flow. This diffusion process happens because the aluminum atom will move towards the electron flow so the momentum transfer between electron and the metal atoms is also in the direction of the electron flow. In the IC design, most of cases the interconnection are done by the aluminum wire. So the aluminum ions will move towards the current flow.

As the IC technology is reducing rapidly, the interconnection which carries the signal are also reducing in size. As a result current density is also increasing. So the momentum transfer between electron and the metal atoms plays a big part in this huge current density [11]. The momentum transfer is known as electron wind force. Electron wind force activates the metal atoms and metal atoms create the electric field which drives the current. Metal atoms are positive ionized and when the metal atoms are activated the electric field starts to push them against the electron wind force. The interplay of these situations determines the direction of net mass transfer. To avoid this situation, the cross section area of the circuit can be decreased and the local resistance can be increased and the current density at that point in the metallization. So electromigration can also increase as the local current density and the temperature both are increasing [9].

### 1.3 Breakdown Mechanisms

The previous discussion was about the physical mechanisms which cause long-term reliability problem and results in a slow degradation of the devices. Another important mechanism is the breakdown mechanism which occurs when the bias voltages are of the devices is pushed beyond the voltage limits.

## I. Junction Breakdown

The most important physical mechanism among the junction breakdown is avalanche breakdown. The large electric field mechanisms starts to active which breaks down the junction and starts to flow current in reverse direction through the junction. This happens when the electric field in a reverse biased p-n junction increases with the increasing reverse bias [12].

A pair of an electron-hole can be generated by the impact of ionization when a channel hot carrier collides with a crystal atom. If the generated electron-hole pair gets enough energy from the electric field across the channel then this electron-hole pair can maintain the impact ionization. Avalanche breakdown is then defined as the condition under which the impact ionization rate becomes infinite. As a result the reverse diode current starts to significantly as the reverse bias over the junction increases [10].

## II. Gate Oxide Breakdown

Junction breakdown mechanism is a breakdown mechanism of a silicon part of the MOS field effect transistor (MOSFET). If the transistors drain-gate or gate-source voltage across the oxide exceeds the supply voltage then it is possible to occur gate oxide breakdown voltage. This kind of bias condition of the transistor first pusses for the channel hot carrier effect. If this situation stress further then the oxide degradation may be damaged [12].

### 1.4 Cascode Structure: High Voltage CMOS Solution

Different devices can be used to sustain high supply voltage but this come with higher cost. LDMOS and VDMOS can be used but extra mask sets and process steps are required for these devices. So the best solution will be to use standard CMOS devices in different techniques. One solution could be, using of standard CMOS devices in cascode structures so that devices can operate in high supply voltages. Figure 1-4 shows an example of cascode structured CMOS devices. Figure 1-4 (a) shows if the supply voltage of the transistor is VDD then the maximum voltage across the terminal of the transistor is VDD, which is within the limit of the technology parameter and lifetime will also be within the technology limit. If two or more transistors are placed in cascode structured then the drain of the lower transistor will be connected with the source of the upper transistors as shown in the Figure 1-4 (b). Here, the node voltage of the two stack devices is limited within the VDD but the


Figure 1-4: Cascode Structured Standard CMOS Devices
voltage across the drain of the upper transistor and the source of the lower transistor is now two times of the nominal supply voltage which is within the technology parameter without effecting the reliability issues and allows to operate in the higher supply voltages. Most important part of these techniques is the biasing the gate of the transistor so that the transistors terminal remains within the nominal supply voltage.

## 2 LC Type DCDC Buck Converter Design

In this chapter LC type DCDC buck converter for 6 V design are reviewed. The switching frequency of the converter is 52 MHz . The higher operation frequency allows decreasing the inductor size of the converter. High efficiency with low output ripple are needed for the converter. By minimizing the power losses in different blocks of the converter allows higher efficiency.

### 2.1 Design Specification

A buck converter is designed to provide a fix output voltage for fixed input voltage with high frequency and high efficiency using 45 nm CMOS technology. Low voltage transistors are used for the high voltage application. The nominal supply voltage for the designed circuit is 6 V . The output voltage is chosen to be 1.25 V . The detail specification is shown in the Table 2-1.

### 2.2 Switching Frequency Selection

The range of switching frequency of buck converter changes from several kilo Hz to several Mega Hz. Depending on the switching frequency, the size of the inductor and the capacitor changes. If switching frequency increases then the size of the inductor to produce continuous current and the size of the capacitor to limit output ripple both decrease. High switching frequency is chosen to reduce the size of the inductor and capacitor. In this design, switching frequency is chosen to be 52 MHz .

### 2.3 Output Ripple

Inductor and capacitor filter determines the output ripple. The expression for inductor current ripple and output voltage ripple is given by equation 2.3 and 2.4 respectively. Large size filter in buck converter can achieve smaller the ripple, but it can never suppress ripple to zero. Large filter size requires larger area of the IC. Considering the trade-off between filter size and ripple amplitude, this design allows an output voltage ripple of around $10 \%$ of the average output voltage, and an inductor current ripple of around 200 mA .

Table 2-1: Specification of the LC type Buck Converter

| Parameter | Specification |
| :---: | :---: |
| Technology | 45 nm CMOS |
| VBAT | 6 V |
| V Out $^{\mathrm{F}_{\mathrm{S}}}$ | 1.25 V |
| $\Delta \mathrm{i}_{\mathrm{L}}$ | 52 MHz |
| $\Delta \mathrm{V}$ | 200 mA |
| Pin | $10 \%$ |

### 2.4 System Architecture

This section describes the architecture block diagram of the proposed LC type DCDC buck converter. Figure 2-1 shows the proposed buck converter system. The battery supply voltage is 6 V and the $\mathrm{L}_{\mathrm{f}}$ is the filtering inductor and $\mathrm{C}_{\mathrm{f}}$ is the filtering capacitor. The comparator is used to generate square wave of 0 V to 1 V . A non-overlapping switching circuit generates two output signals with delays for the level shifter and N Driver provides controlled signal for the bottom side NMOS transistor. Level shifter generates correct voltage offset signal for the high side PMOS power transistor which was buffered through the P-Driver circuit.


Figure 2-1: Block Diagram of the DCDC Buck Converter.

### 2.5 Comparator

A simple trigger circuit is used to generate the square wave signal. Schmitt trigger detects the level of the signal and provides the output signal. The circuit is designed with inverter which converts input sinusoidal into square wave signal. Duty cycle of the output signal is controlled by the circuit. The amplitude and the offset voltage of the sinusoidal input signal determines the duty cycle. Figure 2-2 shows the schematic of the comparator circuit. Figure 2-1 gives clear idea where the output of the comparator is used to provide signal to NOS circuit for generating non-overlapping signal.


Figure 2-2: Schematic Diagram of the Schmitt Trigger


Figure 2-3: Input output characteristic of the comparator

### 2.6 Non-Overlapping Switching Circuit

Non-overlapping circuit allows keeping the generated signal as non-overlapping signal so the signal do not lost the charge. A simple circuit is designed where nonoverlapping switching circuit generates two output signals can be constructed by using inverters, NOR gates as illustrated in Figure 2-4.


Figure 2-4: NOS circuit symbol


Figure 2-5: Circuit Schematic of NOS

From the Figure 2-5 it shows, number of the inverter is not same for out1_NOS and out2_NOS. Inverters are the delay element so that the two output signal out1_NOS and the out2_NOS has delay between two signals. Delay for the high to low level of the signal kept high compared to the low to high level of the signal for the design specification. This delay is called dead time of the signal. High to low delay is defined as dead time high to low DTHL and low to high side delay is defined as dead time low to high DTLH.


Figure 2-6: Output signal of the NOS circuit

Figure 2-6 shows the output and input signal waveform of the NOS circuit. NOS circuit generates two output signal out1_NOS and out2_NOS. Out1_NOS is the input for the high voltage level shifter and out2_NOS is the input signal for the N -Driver circuit. Duty cycle of the both signal is $23.5 \%$. Dead time for low to high side is 89 ps and for high to low side is 261 ps.

### 2.7 High Voltage Level Shifter Circuit

Level shifter circuit is used in this DCDC converter to convert low voltage signal to the high voltage signal to drive the power stage transistor. Different types of the level shifter are presented for different application. A high voltage level shifter with fast switching speed and low rise time and fall time is design for the DCDC converter. Detail of the high voltage level shifter is discussed in the chapter 3.

### 2.8 Biasing Circuit

A simple biasing circuit is designed to generate the reference voltage for the DCDC buck converter. The converter requires $1 \mathrm{~V}, 2 \mathrm{~V}, 3 \mathrm{~V}, 4 \mathrm{~V}$ and 5 V reference voltages. Figure 2-7 shows the reference voltage level for the converter.


Figure 2-7: Reference voltages for the converter.

### 2.9 P-Driver and N-Driver Circuit

MOS inverter is used to design P-Driver and N-Driver circuit. P-Driver is placed between level shifter and the power stage. Input signal of the P -driver is the output signal of the Level shifter. N -Driver is placed between the non-overlapping switching circuit and the power stage. Driver circuit has used in the converter for the following reasons.

1. P-Driver will provide controlled signal for the high side pmos transistor of power stage and N -Driver will provide controlled signal for the low side nmos transistor of power stage.
2. Controlled signal will have higher load capacitance so that signals can drive the power stage transistor which has high gate capacitance.
3. Dead time will be controlled by the P-Driver and N -Driver.

Number of stages of the inverter depends on the input capacitance and output capacitance of the signal. Input capacitance of the P-Driver should be same as the level shifter output signal and output capacitance should be same as the gate capacitance of the high side pmos transistor of power stage. For the N -Driver, input capacitance should be same as the output capacitance of the NOS circuit and output capacitance should be same as gate capacitance of the low side nmos transistor of the power stage.

Assuming P-Driver output signal is to drive a load of $\mathrm{C}_{\mathrm{L}}$ and input gate capacitance is $C_{G}$. For any integer $\mathrm{n} \geq 1$, define $\alpha$ by the expression

$$
\begin{equation*}
\alpha=\left(\frac{C_{L}}{C_{G}}\right)^{1 / n} \tag{2.1}
\end{equation*}
$$

Alternatively, n can be represented in term of $\alpha$ as

$$
\begin{equation*}
n=\frac{\ln \left(C_{L} / C_{G}\right)}{\ln \alpha} \tag{2.2}
\end{equation*}
$$

The integer number n defines the number of inverter stages. Figure $2-8$ is the P Driver circuit which generates output signal with the high capacitance signal with a high delay. The N -Driver is required design in a way so the delay between the two signals is compensated. Figure 2-9 shows the N-Driver circuit. N-Driver circuit has extra stages of inverter compare to P-Driver circuit. This extra stage allows to control the delay between the two signal of P -Driver and N -Driver. This delay in the cascade structure is defined as deed time. Delay for high to low side is defined as dead time high to low DTHL and the delay for low to high side is defined as dead time low to high DTLH.


Figure 2-8: P-Driver Circuit Schematic


Figure 2-9: N-Drive Circuit Schematic

Figure 2-10 shows the output signal of the both P-Driver and N-Driver. Deadtime is calculated from this two output signal. The difference between the two signal from the half VDD point of the P-Driver signal to the half VDD point of the N -Driver signal in time scale for low side to high is the dead time low to high which is 162 ps . Same way dead-time for high to low side is calculated. The DTHL is 163 ps.


Figure 2-10: Output Signal of P-Driver and N-Driver

### 2.10 Power Stage

Power stage circuit is designed with cascade structure. As the battery supply voltage is 6 V so the six stage cascode transistor is used where each transistor has nominal supply voltage of 1 V . The output signal of the P -driver and N -driver circuit with controlled dead-time and high load capacitance is connected with the P1 and N1 transistor respectively. Figure 2-11 illustrates the power stage circuit.


Figure 2-11: Circuit diagram of the power stage

### 2.11 Output Filter Design

A rectangular wave is generated by the power stage at output node Vx. The output signal is passed through the second order low pass output filter of the Buck converter circuit. The filter is designed with inductor Lf and capacitor Cf which passes the desired DC component of $\mathrm{Vx}(\mathrm{t})$ while attenuating the AC component to an acceptable ripple value. The load resistor RL draws the DC current I0 from the output LC filter. Figure $2-12$ is figure of the output filter designed for buck converter.


Figure 2-12: Output Filter of the Buck Converter
The large attenuation is required in a practical power circuit where $\omega_{s}^{-2} \square L_{f} C_{f}$, here $\omega_{s}=2 \pi f_{s}$ and $f_{s}$ is the switching frequency. The inductor value can be chosen based on the current ripple $\Delta I$ [13],

$$
\begin{equation*}
L=\frac{V_{0}(1-D)}{\Delta I f_{s}} \tag{2.3}
\end{equation*}
$$

The filter component is sized based on the time domain analysis. By neglecting the output voltage ripple for a rectangular input with period $\mathrm{T}_{\mathrm{s}}$. The inductor current waveform is triangular with period $\mathrm{T}_{\mathrm{s}}$ and peak to peak current ripple $\Delta I$ is symmetric for the load current $\mathrm{I}_{0}$.

The output capacitor is selected in a way to meet the voltage ripple specification where to ensure the impedance at the switching frequency including the equivalent series resistance so it is small relative to the load impedance. Depending on the voltage ripple $\Delta V$ requirement, the capacitor value is calculated by [13],

$$
\begin{equation*}
C=\frac{V_{0}(1-D)}{8 L_{f} f_{s}^{2} \Delta V} \tag{2.4}
\end{equation*}
$$

The output voltage of the converter has overshoot and undershoots voltage during the load transient because of the equivalent series resistance of the output capacitance.
This voltage is given by

$$
\begin{equation*}
\Delta V=\frac{\Delta i_{c} \cdot \Delta t}{C}+\Delta i_{c} \cdot E S R \tag{2.5}
\end{equation*}
$$

So the lower ESR values are preferred for the overshoot and undershoot voltage. The output filter is used as an off chip component to minimize the effect. The multilayer ceramic capacitor has low ESR and also smaller in size.

Equation 2.3 and 2.4 describes two main principle of miniaturizing a DC-DC converter. First, higher switching frequency will reduce the inductor and capacitor value results in a smaller converter. Second, the requirement of interest is output voltage ripple depends on the product of the inductor and capacitor value rather than the individual component value. Table 2-2 illustrates the output filter component detail.

Table 2-2: Output Filter Component Detail

| Component | Value | Model | Parasitic Resistance |
| :---: | :---: | :---: | :---: |
| $\mathrm{L}_{\mathrm{f}}$ | 100 nH | MLZ1608DR10DT000 | $143 \mathrm{~m} \Omega$ |
| $\mathrm{C}_{\mathrm{f}}$ | 100 nF | C0510X6S0G104M030AC | $15.5 \mathrm{~m} \Omega$ |

The simulated waveforms of the buck converter are presented in Figure 2-13. The converter operates with an input voltage $V_{B A T}=6 \mathrm{~V}$, while producing 1.25 V output voltage over $9 \Omega$ load and $I_{\text {out }}=200 \mathrm{~mA}$ output current. All the simulation results in this chapter presented without parasitics.


Figure 2-13: Simulated steady-state waveforms of the DCDC Converter circuit Output signal of the power stage at $f_{s}=52 \mathrm{MHz}, V_{B A T}=6 \mathrm{~V}, V_{\text {out }}=1.25 \mathrm{~V}, I_{\text {out }}=200 \mathrm{~mA}$.

## 3 HV Level Shifter Design, Simulation and Layout

Level shifter is an important building block in the power management system. In the DC-DC buck converter, level shifters are used to convert low voltage signal to high voltage signal for the high side P-driver. Level shifters help to reduce the swing of the gate drive voltage and allow increasing the efficiency of the buck converter. Buck converters require a control signal with very low rise and fall time.

### 3.1 Conventional Cascode Structure Level Shifter Circuit

The conventional level shifter can provide the required level of high level signal but the speed of the circuit is not sufficient for the high speed circuit. Conventional level shifter is capable to operate in low speed. Another problem of the conventional level shifter is the driving capability of the output signal for the high level signal for the high side. Output signal of the level shifter will be discharged by the high side PMOS transistor. Discharging of the output signal is sub-linear and for that the output cannot be fully discharged because of the threshold loss of the high side PMOS transistor [14].


Figure 3-1: A conventional Level Shifter Circuit [15].
Figure 3-1 shows a conventional level shifter circuit in cascode structure which is capable of providing output signal of one VDD offset. In the conventional circuit, if more cascode structured is added then the circuit becomes slow and rise time and fall time of the circuit increases. Cascode structured transistors breakdown mechanism will also
affect the circuit. Breakdown voltage of the transistor is 1 V so each transistor should operate within the breakdown voltage.

### 3.2 Standard Cascode Structure Level Shifter Circuit

Presented conventional cascode level shifters speed is not enough to operate in high speed as both capacitor cup1 and cup2 needs time to charge up and provide the signal to the PMOS transistor. So to increase the switching speed of the transistor, capacitor cup1 is omitted and inverter is placed between the gates of the PMOS transistor [16]. This two transistor MR4 and ML4 is coupled up or down by the factor of $\Delta \mathrm{V}$.

$$
\begin{equation*}
\Delta V=\frac{C_{u p}}{C_{u p}+C_{p a r}} \times V D D \tag{3.1}
\end{equation*}
$$

Depending on the $\Delta \mathrm{V}$ node nL 3 and output couples up or down. Here the Cup2 act as a voltage divider between the inverter I1 and I2. $\mathrm{C}_{\mathrm{par}}$ is the parasitic capacitance of the transistor MR4, inverter I2 and node nL3 for Cup2. These capacitors increase the switching speed for the transistor MR4 and ML4.


Figure 3-2: Standard Cascode Structure Level Shifter Circuit

The transistor are placed in cascode structured should operate within the technology parameter. The technology used in the [16] is 1.2 V transistors so every transistor used in the circuit should operate with in 1.2 V so that the breakdown voltage can be prevented. Transistor used in this work is $1 \mathrm{~V}, 45 \mathrm{~nm}$ CMOS technology. So every transistor should operate within the technology parameter used.

### 3.3 Modified Cascode Structure Level Shifter Circuit for one VDD offset

Breakdown voltage of the transistor is an important issue for the cascode structured circuits. Transistors drain-source voltage should be within the technology parameter but in cascode structure, transistors switching timing is different so when one transistor is off the source voltage of the transistor still goes up. As a result the drain-source voltage also increases. To control this breakdown voltage, resistor is used to control the voltage across the source and drain terminal of the transistor. For the three stack transistor structure, resistor can control the source and drain voltage so that the each transistor is one third of the drain source voltage [17]. On the other hand these resistors will allow DC leakage current to flow from the gate to drain through the resistor. This DC leakage current will increase more depending on the circuit characteristic.


Figure 3-3: Modified Level Shifter for one VDD offset.

Figure 3-3 shows the modified level shifter for very low voltage transistor in high voltage operation. All transistor used in this circuit has breakdown voltage of 1 V . When the input signal is low, the NMOS transistor $\mathrm{M}_{\mathrm{L} 1}$ is switches off. At the same time $\mathrm{M}_{\mathrm{R} 1}$ transistor is switched on because of the Inverter $I_{1}$. Inverter $I_{1}$ inverts the input signal and changes the state of the input signal. So when $n_{L 1}$ is pulled up to VDD at the same time $n_{R 1}$ is discharged to ground. When the node $n_{L 1}$ is pulled up to VDD, transistor $M_{L 2}$ is switched off as gate voltage of the transistor is biased with VDD and node $n_{L 2}$ is now charged to maximum voltage of 2VDD. At the same time $n_{R 1}$ is low and transistor $M_{R 2}$ is on so the node $\mathrm{n}_{\mathrm{R} 2}$ voltage goes to twice of VDD as the transistor $\mathrm{M}_{\mathrm{R} 2}$ gate voltage is fixed VDD. The transistor $\mathrm{M}_{\mathrm{L} 6}$ is switched on when the input signal is low as the input signal is almost immediately drive to the gate of the transistor $\mathrm{M}_{\mathrm{L} 4}$. Now the node $\mathrm{n}_{\mathrm{L} 5}$ is charged to 3VDD. Transistor $\mathrm{M}_{\mathrm{L} 3}$ and $\mathrm{M}_{\mathrm{R} 3}$ is also biased at fixed voltage of VDD, so both the transistor switches on and off respectively. As the node $n_{L 5}$ is pulled up so the $\mathrm{M}_{\mathrm{L} 5}$ transistor is switched on and node $\mathrm{n}_{\mathrm{L} 4}$ is also pulled up to 3VDD. Transistor $\mathrm{M}_{\mathrm{L} 3}$ and $\mathrm{M}_{\mathrm{L} 4}$ is placed between the two cascode NMOS and PMOS to prevent voltage headroom [5]. This diode prevents the drain voltages to pull down more than the diode voltage drop and allows the transistors to operate within the breakdown voltages. Presented modified level shifter is capable of providing output signal of one VDD offset and operates within the technology parameter of 1 V .

### 3.4 Modified Cascode Structure Level Shifter Circuit for two VDD offset

In the presented level shifter circuit Figure 3-4 can provide output voltage of two VDD offset. One extra transistor is added in the transistor cascode structure and extra supply voltage is also added and output voltage of two offset is achieved. The presented level shifter transistor breakdown voltage is also 1 V like the previous circuit. Same technique is used to prevent the transistor breakdown voltages in Figure 3-3. The operation of the circuit is also same like one voltage offset circuit. Now the circuit has three cascode transistors so the transistor should operate with the technology parameter.


Figure 3-4: Modified Level Shifter Circuit with an offset of two VDD

If the input signal changes from VDD to ground, the NMOS transistor $\mathrm{M}_{\mathrm{L} 1}$ will switch off and at the same time transistor $\mathrm{M}_{\mathrm{L} 8}$ will change the state which means transistor will switch on. As the transistor changes the state, node voltage $n_{L 1}$ and $n_{L 7}$ will change respectively to VDD and 3VDD. Transistor $\mathrm{M}_{\mathrm{L} 2}$ is biased at fixed voltage of VDD- $\mathrm{V}_{\mathrm{tn} 1}$ and transistor $\mathrm{M}_{\mathrm{L} 7}$ is biased at 2VDD. So the off state of the transistor $\mathrm{M}_{\mathrm{L} 2}$ causes the node $\mathrm{n}_{\mathrm{L} 2}$ to pull up to $2 \mathrm{VDD}-\mathrm{V}_{\mathrm{tn} 1,2}$ and at the same time transistor $\mathrm{M}_{\mathrm{L} 7}$ goes to on state and node voltage is at 3VDD. Diode $\mathrm{M}_{\mathrm{D} 1}, \mathrm{M}_{\mathrm{D} 2}$ connected with the transistor $\mathrm{M}_{\mathrm{L} 2}$ and $\mathrm{M}_{\mathrm{L} 7}$. This diode prevents the drain voltages to pull down more than the diode voltage drop and allows the transistors to operate within the breakdown voltages. The transistor $\mathrm{M}_{\mathrm{LB} 1}$ is switched off as the node $\mathrm{n}_{\mathrm{L} 2}$ is charged. Transistor $\mathrm{M}_{\mathrm{L} 3}$ and $\mathrm{M}_{\mathrm{L} 6}$ are need to be biased at fixed voltage 2VDD, which is done by the transistor $\mathrm{M}_{\mathrm{LB} 1,2}$. So the transistor breakdown voltage is also prevented. The off state of the $\mathrm{M}_{\mathrm{L} 3}$ transistor will pull the node voltage at $3 \mathrm{VDD}-\mathrm{V}_{\mathrm{tn} 1,2,3}$ and on stage of the transistor will $\mathrm{M}_{\mathrm{L} 6}$ will keep the node $\mathrm{n}_{\mathrm{L} 5}$ at ground. The transistor $\mathrm{M}_{\mathrm{L} 4}$ and $\mathrm{M}_{\mathrm{L} 5}$ acts as a diode, placed between the cascode structure of PMOS and NMOS will provide voltage headroom to set off the transient voltage peaks across the cascode transistors in order to ensure reliable operation [16]. The same operation will occur in the right side of the cascode structured transistors.

(a)


Figure 3-5: Simulation Result of the $\mathbf{V}_{\mathrm{ds}}, \mathrm{V}_{\mathrm{gs}}$ and $\mathrm{V}_{\mathrm{gd}}$ of (a) Transistor ML1 to ML3 (b) Transistor ML6 to ML8

Figure 3-5 shows the transient simulation of the high voltage level shifter at 52 MHz . The design the circuit and simulation result of the level shifter presented based on the GPDK 45 nm CMOS Technology. Transistors drain-source, gate-drain and gatesource voltages are presented. The breakdown voltage of the transistor is 1 V . The simulation result shows that the breakdown of the gate oxide for the transistor is prevented and hot carrier generation is minimized. Figure 3-6 presents the node voltages of the level shifter. Node nL1, nL2 and nL3 are the node voltage of the NMOS cascode structure transistors and node nL5, nL6 and nL7 are the node voltages of the PMOS cascode structured transistor.


Figure 3-6: Node Voltages of the High Voltage Level Shifter

### 3.5 High Voltage Level Shifter Circuit for five VDD offset

Presented Figure 3-7shows a high voltage level shifter which provides an offset of five VDD output signal. The presented level shifter has three stages where first and second stage of the level shifter provides two VDD offset each and third stage has one VDD offset output signal. Output signal of the first stage is the input signal of the second stage and output signal of the second stage is the input signal of the third stage of the level shifter. Output signal of the third stage HV level shifter provides five VDD offset.


Figure 3-7: High Voltage Level Shifter with six VDD offset
Presented high voltage level shifter has an output signal level of six offset. Figure 3-9 shows the input-output characteristic of the level shifter. Output signal is shifted six times of the input signal. Delay of the signal is calculated form the half VDD point of the input signal to half VDD point of the output signal. Delay of the output signal is considered for the both high to low and low to high. Figure 3-8 shows the test bench of the high voltage level shifter. Simulation was set up for battery voltage 6V and VDD 1V, switching speed is 52 MHz with duty cycle of $25 \%$.


Figure 3-8: Test Bench of HV Level Shifter


Figure 3-9: High Voltage Level Shifter Input-Output Characteristic

Figure 3-9 shows the input output characteristic of the HV level shifter for the five VDD offset. When the output signal goes from low to high, $10 \%$ of $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\text {low }}$ to $90 \%$ of $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\text {low }}$ point is the rise time and when output signal goes from high to low, $10 \%$ of $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\text {high }}$ to $90 \%$ of $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\text {high }}$ point is measured for the fall time. The rise time is defined as $\tau_{r}$ and the fall time is defined as $\tau_{\mathrm{f}}$.

Input signal of the circuit is a square wave of 52 MHz with gnd and VDD as low and high voltage is applied. Supply voltage VDD is equal to 1 V . Delay of low to high and high to low are 117.4 ps and 97.76 ps respectively. The rise time is 48.99 ps and fall time is 16.13 ps . The circuit is analyzed for every corner condition and the results are shown in Table 3-1.

Corner analysis is used to find the effect of process variation on the circuit. Here the result of Slow-Fast, which means slow NMOS and fast PMOS is same as typicaltypical and monte carlo analysis result.

Table 3-1: Corner Analysis of Level Shifter

| Analysis | $\mathrm{T}_{\mathrm{dlh}}$ [ps] | $\mathrm{T}_{\mathrm{dhl}}$ [ps] | $\mathrm{T}_{\mathrm{r}}$ [ps] | $\mathrm{T}_{\mathrm{f}}$ [ps] |
| :--- | :---: | :---: | :---: | :---: |
| FastFast | 98.12 | 84.32 | 40.37 | 14.56 |
| Slow-Slow | 142.8 | 114 | 61.12 | 18.3 |
| Fast-Slow | 119.4 | 100.3 | 55.07 | 15.86 |
| Slow-Fast | 117.4 | 96.16 | 44.43 | 16.7 |
| Monte Carlo | 117.4 | 97.76 | 48.99 | 16.13 |
| Typical-Typical | 117.4 | 97.76 | 48.99 | 16.13 |

### 3.6 Layout Design

The layout design procedure is performed in this chapter. Cadence Virtuoso Layout Designer is utilized for the layout design. Cadence Assura RCX is used to take care of the Layout Versus Schematic (LVS) and Design Rule Check (DRC) [24]. Parasitic extraction is performed using Cadence Assura RCX.

## Layout design guidelines

The tips given below are strictly considered in layout design. Floor plan is made based on these ideas and the shapes of output inductor and decoupling capacitors are well arranged to save silicon area.

- The overall layout area should be as small as possible
- Wires should be wide enough to carry the high current flowing through the converter. Multiple metal layers are used to achieve small series resistance if necessary
- The number of through-hole vias used for interconnection between different metal layers should be as large as possible
- Capacitor should be well shaped to fit the converter design
- Distance from the clock signal pin to the buffer drivers should be arranged in such way that the timing errors caused by the propagation delay are as small as possible


### 3.7 Layout design of The Level Shifter

Although the capacitor consume most of the silicon area, their layout design procedures are relatively simple compared to those of cascoded transistors and gate drivers. To simplify the design procedure, the idea of Unit-Cell transistor is implemented. Similar idea is also utilized in the capacitor designs.


Figure 3-10: An inverter with NMOS and PMOS transistor. The size of the PMOS transistor is $1 u m$ finger width with 10 fingers and NMOS transistor is 500 nm finger width 10 fingers.

An inverter with NMOS and PMOS transistors is shown in Figure 3-10. Both NMOS and PMOS transistors have ten identical fingers with 500 nm and $1 \mu \mathrm{~m}$ widths respectively. By dividing a $10 \mu \mathrm{~m}$ transistor into ten fingers, the overall gate resistance is effectively decreased.

Figure 3-11 presents an inverter with NMOS and PMOS transistors. It consists of 15 identical NMOS segment and PMOS segments (see Figure 3-11). Metal layer 3 is used to connect the source of the transistor and metal layer 4 is used to connect the drain of the transistor which allows to reduce the parasitic resistance of the interconnection.


Figure 3-11: An inverter with NMOS and PMOS transistor. Both the transistor consists 15 identical PMOS and NMOS segment, which makes an overall transistor width of $150 \mu \mathrm{~m}$ for PMOS and $75 \mu \mathrm{~m}$ for NMOS transistor.

MIM capacitor is used to design a 5 pF capacitor. Usually this type of capacitor has the highest Q-value and quite low capacitance density. Special shapes can be adopted for increasing the capacitance density. Available metal layers are used. MIM capacitor can be arranged in either lateral or vertical or combination of both ways.

The length and width of a single capacitor is limited to $5.6 \mu \mathrm{~m}$. So to design a big capacitor of 5 pF , capacitor should be divided to become a unit capacitor. The maximum capacitance for a single MIM capacitor is 37.576 fF . Therefore, $\mathrm{C}_{\mathrm{UNIT}}$ should be less than 37.576 fF . Moreover, multiplier is chosen so that an almost square capacitor is obtained ( $\mathrm{m}=12 \times 12=144$ ). Figure $3-12$ shows a MIM capacitor of 5 pF of 144 multiplayers with less than 37.576 fF capacitance of single unit.

$$
C_{\text {UNIT }}=\frac{C_{\text {TOTAL }}}{m}=\frac{5 p F}{144}=34.76 \mathrm{fF} \leq 37.567 \mathrm{fF}
$$



Figure 3-12: A MIM capacitor of 5 pF capacitance with 144 multiplayer. Each unit has a width of $5.37 \mu \mathrm{~m}$ and height of $5.37 \mu \mathrm{~m}$. The total area of the capacitor is $83.545 \mu \mathrm{~m} \times 85.61 \mu \mathrm{~m}$.

Each unit has width of $5.37 \mu \mathrm{~m}$ and height of $5.37 \mu \mathrm{~m}$. The capacitance of each unit cell is 34.76 fF which is less than the required capacitance of each unit cell.

Figure 3-13 presents a cell of cascoded PMOS transistors and NMOS transistor. It consists of 6 identical PMOS segments and 4 identical NMOS transistor. The biasing transistor is placed at the left side of the cascaded NMOS and PMOS transistor to decrease the distance between them. Thus, the parasitic resistances of the interconnections are decreased. The whole cascoded NMOS and PMOS transistor consists of 44 cells. The drain and source of the cascode NMOS and PMOS are connected with multiple metal layers to decrease the parasitic resistance.


Figure 3-13: Stack NMOS and PMOS transistor used in the high voltage level shifter with biasing transistor.

Figure 3-14 shows the final layout of the single stage level shifter. Multiple metal layers are used in the interconnections to decrease the parasitic resistance. Output is taken from the right side to minimize the distance. The layout consumes a total silicon area of $83.54 \times 121.86[\mu \mathrm{~m} \times \mu \mathrm{m}]$.


Figure 3-14: Layout of single stage level shifter. Total height is $\mathbf{1 2 1 . 8 6} \mathbf{u m}$ and width is 83.54 um .
Layout of the high voltage level shifter for all three stages is shown in Figure 3-15. The whole level shifter consumes a silicon area of $262.84 \times 124.66$ [ $\mu \mathrm{m} \times \mu \mathrm{m}$ ]. Power supply of VDD, 2VDD and 3VDD is placed on the left side along with input signal and on the right side power supply of $4 \mathrm{VDD}, 5 \mathrm{VDD}$ and 6 VDD is placed along with output signal of the high voltage level shifter. Ground connection VSS is placed on the bottom of the design.


Figure 3-15: Layout of high voltage level shifter for all three stages. Total height is $\mathbf{1 2 4 . 6 6 u m}$ and width is 262.84 um.

## 4 Measurement Setup and Results with PCB and Package Parasitic

The DCDC converter IC is designed with PCB and package model. The simulation result is presented with all parasitic around the circuit. In addition decoupling capacitor is connected with the battery power supply VBAT. Decoupling capacitor allows to reduce the input power supply fluctuation. All the components used in the test bench are nonideal components. The simulation test bench is shown in the Figure 4-1. All the result was presented in chapter 3 was for the ideal case.

The design of PCB for the high speed circuit like DCDC buck converter, parasitic capacitance and inductance is very important issue. Battery supply voltage is placed between the trace and ground and electric field will exit around the wire. The ration between the applied voltage and the charge that flows into the open ended trance is capacitance. So a capacitor of 2 pF is place. To eliminate the unwanted inductance a stray inductance is placed between the supply voltage and the de-coupling capacitor. Same stray inductor is placed at the output filter to remove the unwanted inductance.


Figure 4-1: Simulation test bench of the converter with PCB and Package parasitic.


Figure 4-2: Simulated waveform of the DCDC Buck converter with all the PCB and Package parasitic and with real components.

Figure 4-2 shows the wave form of the battery voltage at VBAT node, Vin_package and Vin_chip node and ground node VSS. Figure also illustrate Vx node output voltage and the inductor current. Output voltage is 1.25 V and current ripple is 200 mA which is the design specification.

### 4.1 Component Evaluation

## I. Inductor Model

Inductor has other element within them which includes DC resistance and the interwinding capacitance. At the higher frequency, inductor stops behaving like an inductor. At the transition point the impedance will have a resonance causing a substantial rise in the impedance of the inductor. This resonance can cause issues in some situations and should not be ignored. An inductor 100 nH is chosen in the output filter. Figure 4-3 shows precise inductor model. The model is MLZ1608DR10DT000 [19]. Precise inductor model and datasheet results have $\sim 5 \%$ difference.


Figure 4-3: Precise Inductor Model
Table 4-1: Component Values of Precise Inductor Model MLZ1608DR10DT000

| $\mathrm{L}_{1}$ | 9.378 nH | $\mathrm{R}_{1}$ | $1 \mathrm{G} \Omega$ |
| :---: | :---: | :---: | :---: |
| $\mathrm{L}_{2}$ | 3.925 nH | $\mathrm{R}_{2}$ | $20 \Omega$ |
| $\mathrm{~L}_{3}$ | 83.93 nH | $\mathrm{R}_{3}$ | $111.3 \Omega$ |
| $\mathrm{~L}_{4}$ | 1.75 nH | $\mathrm{R}_{4}$ | $40.76 \mathrm{k} \Omega$ |
| $\mathrm{L}_{5}$ | 4.076 nH | $\mathrm{R}_{5}$ | $393.27 \Omega$ |
| $\mathrm{~L}_{6}$ | 11.62 nH | $\mathrm{R}_{6}$ | $2.216 \Omega$ |
| $\mathrm{~L}_{7}$ | 326.9 nH | $\mathrm{R}_{7}$ | $1.08 \Omega$ |
| C 1 | 1.316 pF | $\mathrm{R}_{8}$ | $0.528 \Omega$ |
| C 2 | 658.5 fF | $\mathrm{R}_{9}$ | $0.257 \Omega$ |



Figure 4-4: S-Parameter Simulation Setup for Characterizing Inductor

Table 4-2: Parameter Calculation Formula for Inductor

|  | Quality Factor | Impedance $(\Omega)$ | Inductance $(\mathrm{H})$ |
| :---: | :---: | :---: | :---: |
| Inductor | $\frac{\operatorname{img}\left\|Z_{L}\right\|}{\operatorname{real}\left\|Z_{L}\right\|}$ | $\left\|Z_{L}\right\|$ | $\frac{\left\|Z_{L}\right\|}{2 \pi\left(x \operatorname{val}\left(Z_{L}\right)\right)}$ |

Table 4-1 shows all the component values for the real inductor model used in the output filter. Inductor was evaluated with the datasheet. Figure 4-4 illustrates the simulation setup and Table 4-2 shows the formulas for calculating different parameter. Precise inductor model and datasheet results have $\sim 5 \%$ difference. Comparison of the results is illustrated in Figure 4-5.


Figure 4-5: Inductor Comparison with Datasheet and Simulation.

## II. Capacitor Model

Capacitors are used extensively in most system. They are used for the powersupple bypassing, AC-coupling, filtering etc. These capacitors are not perfect components. They have elements which limits their effectiveness. The most prominent elements of the capacitors are the equivalent series resistance (ESR) and equivalent series inductance (ESL). Equivalent series inductance of the capacitor prevents to act as a capacitor at higher frequency as the impedance starts to increase rather than decreasing. In this DCDC converter different types of capacitor have been used for the output filter and de-coupling capacitor.


Figure 4-6: Precise Capacitor model

Table 4-3: Component Values of Capacitor Model

| Model | Value | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ | $\mathrm{~L}_{1}$ | $\mathrm{C}_{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C0510X6S0G104M030AC[20] | 100 nF | $0.0160 \Omega$ | $23 G \Omega$ | 0.077 nH | 100 nF |
| C603X5R1E104M030BB[21] | 100 nF | $29.64 m \Omega$ | $20 G \Omega$ | 300 pH | 100 nF |
| C0603X7R1E101K030BA[22] | 100 pF | $950 \mathrm{~m} \Omega$ | $10 G \Omega$ | 300 pH | 100 pF |
| C0603X7R1E222K030BA[23] | 2.2 nF | $132 m \Omega$ | $83 G \Omega$ | 300 pH | $2.2 n F$ |

## Capacitor Model



Figure 4-7: S-Parameter Simulation Setup for Characterizing Capacitor.

Table 4-4: Parameter Calculation Formula of Capacitor

|  | Quality Factor | Impedance ( $\Omega$ ) | Inductance $(\mathrm{H})$ |
| :---: | :---: | :---: | :---: |
| Capacitor | $\frac{\operatorname{img}\left\|Z_{c}\right\|}{\text { real }\left\|Z_{c}\right\|}$ | $\left\|Z_{c}\right\|$ | $\frac{\left\|Z_{c}\right\|}{2 \pi\left(x \text { val }\left(Z_{c}\right)\right)}$ |

Table 4-3 shows all the component values for the real capacitor model used in the output filter and de-coupling capacitor. All the capacitor was evaluated with the datasheet. Figure 4-7 illustrates the simulation setup and Table 4-4 shows the formulas for calculating different parameter. Precise capacitor model and datasheet results have no difference. Comparison of the results for different capacitors is illustrated in Figure 4-8, Figure 4-9, Figure 4-10 and Figure 4-11.


Figure 4-8: Capacitor Model C0510X6S0G104M030AC comparison with Datasheet and Simulation.


Figure 4-9: Capacitor Model C603X5R1E104M030BB Comparison with Datasheet and Simulation.


Figure 4-10: Capacitor Model C0603X7R1E101K030BA Comparison with Datasheet and Simulation.


Figure 4-11: Capacitor Model C0603X7R1E222K030BA Comparison with Datasheet and Simulation.

### 4.2 Efficiency Calculation:

The efficiency of the buck converter is measured against fixed output current against fixed battery voltage and fixed input power. Figure 4-12 shows the power loss of different blocks of the buck converter against the design specification. The input power is measured in such a way that the battery voltage by the input source and the all blocks power loss used in the test bench is taken into consideration.


Figure 4-12: Power Loss Chart of the Different Blocks of the DCDC Converter.

So the total power loss of the buck converter calculation is

$$
\begin{gather*}
P_{\text {LOSS }}=P_{\text {Powerstage }}+P_{P-\text { Drive }}+P_{N-\text { Drive }}+P_{\text {Levelshifter }}+P_{N O S} \\
+P_{\text {Comparator }}+P_{\text {Bias }}+P_{\text {Package }}+P_{P C B}+P_{\text {Inductor }} \tag{3.2}
\end{gather*}
$$

Where power loss in the power stage, p-drive, n-drive, level shifter, NOS, comparator, bias, package, PCB and inductor has taken under calculation for measuring total power loss in the buck converter chip. Input power of the system is calculated as

$$
\begin{equation*}
P_{I N}=P_{L O A D}+P_{L O S S} \tag{3.3}
\end{equation*}
$$

Here input power $\mathrm{P}_{\text {IN }}$ is the power delivered by the battery source which is equal to the total power loss and power consumed by the load resistor. So the efficiency calculation is as follow,

$$
\begin{equation*}
\eta=\frac{P_{O U T}}{P_{L O A D}+P_{L O S S}} \times 100 \% \tag{3.4}
\end{equation*}
$$

Efficiency of the buck converter chip has been calculated for the fixed input power of 200 mW for the fixed output voltage 1.25 V and load resistance of $10 \Omega$. The battery supply voltage is 6 V and the switching speed of the converter is 52 MHz . Figure $4-12$ shows the total power loss of the converter is 42 mV . With this design specification $78.97 \%$ efficiency is achieved shown in Table 4-5.

Table 4-5: Power Calculation

| Parameters | Value |
| :---: | :---: |
| $\mathrm{P}_{\text {IN }}$ | 200.19 mW |
| $\mathrm{P}_{\text {OUT }}$ | 159.46 mW |
| $\mathrm{P}_{\text {LOSS }}$ | 39.97 mV |
| $\mathrm{V}_{\text {OUT }}$ | 1.25 V |
| Efficiency | $79.65 \%$ |

## 5 Conclusion

In the system on chip application system, IC core voltages have reduced in the recent years so the importance of level shifter has also increased. Presented level shifter is capable of shifting low voltage to high voltage swing signal of 5 VDD offset. Output signal of the level shifter presents 5 V to 6 V swing square wave and can operate at high frequency range of $50-100 \mathrm{MHz}$. First two stage of the level shifter provides 2 offset VDD each and last stage provides one VDD offset. The rise and fall time of the level shifter is 49 ps and 16.13 ps respectively and delay for low to high side and high to low side is 117 ps and 97 ps respectively. The output signal is buffered by two stage inverter to drive the high input gate capacitance of PMOS transistor for the power stage of the step down dc-dc converter.

Presented Level shifter is designed in 1V, 45 nm CMOS technology. Simple modification of the circuit allows the level shifter to work within the technology parameter where oxide stresses and hot carrier degradation is minimized for the all cascode transistors. All the results were measured after connecting the comparator, NOS, level shifter, buffer driver, power stage, output filter with PCB and package parasitic component. A simple comparator generates a rectangular signal and passes through nonoverlapping circuit. Level shifter converts low voltage signal to high voltage signal. Pdriver circuit and N -driver circuit allows to control the required dead-time. Dead-time for low to high side is 115 ps and high to low side is 157 ps. Driver circuit also increases the capacitance of the signal to drive the power stage transistors. Simulation result shows, power consumption of the comparator is 0.017 mW , NOS is 0.135 mW , level shifter is 1.84 mW , P-driver is 0.627 mW and N -driver is 0.600 mW at 52 MHz .

Table 5-1: Comparison of presented HV Level Shifter with previous work.

| Prior work | Year | Technology <br> Type | Technology <br> Node ( $\mu \mathrm{m})$ | Delay <br> $\mathrm{D}(\mathrm{ns})$ | Output <br> Voltage <br> (V) | Frequency <br> $(\mathrm{MHz})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Declerq M.J <br> [25] | 1993 | CMOS | 2 | 80 | 50 | 1 |
| Dong Pan <br> [17] | 2003 | HV SOI | 0.35 | 20 | 18 | 1 |
| Erik J. <br> Mentze [26] | 2004 | PD SOI | 0.25 | 3.5 | 5 | 10 |
| Serneels Ben <br> [16] | 2006 | CMOS | 0.13 | 0.08 | 2.4 | 1 GHz |
| Rocha Jose <br> [27] | 2007 | CMOS | 0.13 | - | 3.5 | 2 |
| Khorasani <br> [29] | 2009 | DMOS | 0.8 |  | 150 | - |
| Manoj <br> Kumer [28] | 2010 | CMOS | 0.35 | 2.33 | 3.3 | - |
| Moghe Y. <br> [18] | 2011 | DMOS | 0.35 | 2.4 | 10 | - |
| Present <br> Work | 2015 | CMOS | 0.045 | 0.117 | 6 | 52 |

## References

[1] Y. K. Ramadass, "Energy Processing circuits for low-power application", PHD. Dissertation, Massachusetts Inst. Of Technology, Cambridge, MA, pp.22-23, Jun-2009.
[2] Herbert L. Hess, Russel J. Baker, "Transformerless Capacitive Coupling of Gate Signals for series Operation of the Power MOS Devices", IEEE Transaction on Power Electronics, Vol. 15, No. 5, pp. 923-930, Sep. 2000.
[3] Chandrakasan AP, Brodersen RW, "Low Power CMOS Digital Design", Kluwer Academic: Norwell, MA, 1995.
[4] M. Wens, and M. Steyaert, "Design and implementation of fully-integrated inductive DC-DC converters in standard CMOS", Analog Circuits and Signal Processing, Springer Science and Business Media B.V., 2011.
[5] Erickson RW, Maksimovic D. "Fundamentals of Power Electronics", Kluwer Academic: Norwell, MA, 2001.
[6] http://www.mosis.org/files/faqs/tech cmos rel.pdf. (04.11.2014)
[7] Chen, F.; Lloyd, J.R.; Chanda, K.; Achanta, R.; Bravo, O.; Strong, A.; McLaughlin, P.S.; Shinosky, M.; Sankaran, S.; Gebreselasie, E.; Stamper, A.K.; He, Z. -X, "Line edge roughness and spacing effect on low-k TDDB characteristics", Reliability Physics Symposium, 2008. IRPS 2008. IEEE International, vol., no., pp.132, 137, April 27 2008-May 12008.
[8] http://www.semicon.panasonic.co.jp/en/aboutus/pdf/t04007be-3.pdf. (04.11.2014)
[9] http://www.acceleratedreliabilitysolutions.com/images/ NASA Physics of Failure for Microelectronics.pdf. (04.11.2014)
[10] Yusuf Leblebici,"Design considerations for CMOS digital circuits with improved hot carrier reliability", IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 1014-1024, 1996.
[11] D. Young and A. Christou, "Failure mechanism models for electromigration", IEEE Transactions on Reliability, vol. 43, pp. 186-192, June 1994.
[12] Hussein Ballan and Michel Declercq, "High Voltage Devices and Circuits in Standard CMOS Technologies", Kluwer Academic Publishers, 1999.
[13] A. J. Stratakos, "High-efficiency, low-voltage dc-dc conversion for portable applications", Ph.D. dissertation, Dept. Electr. Eng., Comput. Sci., Univ. California, Berkeley, 1998.
[14] Jan M. Rabaey, Digital Integrated Circuits, A Design Perspective,Prentice-Hall, Inc., 1996.
[15] R. Khanna, A. Ben-Meir, L. DiGregorio, D. Draper, R. Krishna, R. Maley, A. Mehta, Oberman S., and T. Tsai, L. Williams, "A $0.25 \mu \mathrm{~m}$ x 86 microproces sor with a 100 MHz socket 7 interface", in ISSCC Digest of Technical Papers, pp. 242-243. IEEE Press, Feb. 1998.
[16] B. Serneel, M. Steyaert, and W. Dehaene, "A high speed, low voltage to high voltage Level Shifter in standard 1.2V 0.13um CMOS", Analog Integer. Circuits Signal Process, vol. 55, no. 1, pp. 85-91, Apr. 2008.
[17] Dong Pan, Harry W. Li and Bogdan. M. Wilamowski, "A Low Voltage to High Voltage Level Shifter Circuit for MEMS Application", University/Government/Industry Microelectronics Symposium, 2003. Proceedings of the 15th Biennial.
[18] Yashodhan Moghe, Torsten Lehmann and Tim Piessens, "Nanosecond Delay Floating High Voltage Level Shifters in a 0.35 m HV-CMOS Technology", IEEE JOURNAL OF SOLIDSTATE CIRCUITS, VOL. 46, NO. 2, FEBRUARY 2011.
[19] http://product.tdk.com/inductor/ind/detailed information.php?lang=en\&part no=MLZ1608D R10DT000
[20] http://product.tdk.com/capacitor/mlcc/detailed information.php?lang=en\&part no=C0510X6 S0G104M030AC
[21] http://product.tdk.com/capacitor/mlcc/detailed information.php?lang=en\&ref=jp\&part no=C 0603X5R1E104M030BB
[22] http://product.tdk.com/capacitor/mlcc/detailed information.php?lang=en\&part no=C0603X7 R1E101K030BA
[23] http://product.tdk.com/capacitor/mlcc/detailed information.php?lang=en\&part no=C0603X7 R1E222K030BA
[24] GPDK 45nm mixed signal process spec, June 18, 2011
[25] M. J. Declerq, M. Schubert, and F. Clement, "5V-to-75VCMOSoutput interface circuits", IEEE Int. Solid-State Circuits Conf. (ISSCC'93) Dig. Tech. Papers, 1993, pp. 162-163.
[26] Mentze, E.J.; Buck, K.M.; Hess, H.L.; Cox, D.; Mojarradi, M., "A low voltage to high voltage level shifter in a low voltage, $0.25 \mu \mathrm{~m}$ PD SOI process", VLSI, 2004. Proceedings. IEEE Computer society Annual Symposium, vol., no., pp.218, 221, 19-20 Feb. 2004.
[27] Rocha, J., Santos, M., Costa, J.M.D., Lima, F., "High Voltage Tolerant Level Shifters and DCVSL in Standard Low Voltage CMOS Technologies", Industrial Electronics, 2007. ISIE 2007. IEEE International Symposium on, vol., no., pp.775, 780, 4-7 June 2007.
[28] Kumar,M., Sujata Pandey, "Level Shifter Design For Low Power Applications", IJCSIT, Nov. 2010.
[29] M. Khorasani, M. Benham, L. van den Berg, C. J. Backhouse, and D.G. Elliott, "High-voltage CMOS controller for microfluidics", IEEE Trans. Biomed. Circuits Syst., vol. 3, no. 2, pp. 89-96, 2009.

